

- L19: (0) 15 AND POLYGATE
- L20: (5) "6362049"
- L21: (6977) (peripher\$4 active memory near3 (region area)) with ('sti' shallow adj trench isolato...
- L22: (4043) 21 and polysilicon
- L23: (1458) 21 and (polysilicon with mask\$4)
- L24: (47342) "24" and (remov\$3 with mask\$3)
- L25: (1039) 23 and (remov\$3 with mask\$3)
- L28: (5) 26 and (mask\$3 with dish\$3)
- L26: (945) 25 and (peripher\$4 active near3 (region area)) with ('sti' shallow adj trench isolator...
- L29: (414) (peripher\$4 near3 (region area)) with ('sti' shallow adj trench isolator 'locos' 'fox')
- L30: (126) 29 and floating
- L31: (89) 30 and (polysilicon near3 layer)
- L32: (75) 31 and (polysilicon with etch\$3)
- L33: (62) 32 and (mask\$4 with etch\$3)
- L34: (42) 33 and polysilicon with mask
- L35: (1) 34 and dish\$3
- L36: (1035) (polysilicon with mask\$3) with ((peripher\$3 active core) near3 (region area))
- L37: (32) (polysilicon with mask\$3) with (((peripher\$3 active core) near3 (region area)) with ('s...
- L38: (219) ((polysilicon nitride) with mask\$3) with (((peripher\$3 active core) near3 (region area...
- L39: (31) ((polysilicon nitride) with protect\$3) with (((peripher\$3 active core) near3 (region ar...
- L40: (10) 38 and ('cmp' (chemical adj mechanical adj posh\$3)) with polysilicon
- L41: (105) ((peripher\$3 meory active) near3 (region area)) with ((self adj aligned) near3 (float...
- L42: (81) 41 and ('sti' isolator 'fox' 'locos')
- L43: (81) 42 and (dielectric insulat\$3)
- L44: (51) 43 and (polysilicon (silicon adj nitride)) with ((protect\$3 mask\$4) near4 layer)
- L45: (51) 44 and ('cmp' remov\$3 polish\$3 planar\$6) with (polysilicon silicon adj nitride (protec

Q3: USPC: F Plus:

Default type size: ☐ Highlight all keywords easily

44 and ("crup" remove\$3 polish\$3 planar\$6) with (poly-silicon silicon nitride (protect\$3 mask\$1) near 1 layer

Failed

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XR	Retrieval C	Inventor	S	C	P	J	A
22			US 6756631 B2	20040629	18	Stacked-gate cell structure and its NAND-type flash memory array	257/316	257/317; 257/319; 257/320;		Wu; Ching-Yuan					
4			US 6741605	20040601	17	Cellular stack isolation	438/438	257/321		Lin; Sheng-San et al.					

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XR	Retrieval	Inventor	S	C	P	J	A
18	□	□	US 20010022375	20010920	13	Method to fabricate a new structure with multi-self-align	257/298	257/256;		Hsieh, Chia-Ta et al.	☑	□	□	□	□
19	□	□	US 20010012662	20010809	16	A new structure to fabricate split-gate with self-aligned so	438/257	257/E21.209;		Hsieh, Chia-Ta et al.	☑	□	□	□	□
20	□	□	US 20010002714	20010607	12	Method for fabricating floating gate semiconductor d	257/316	257/510;		Doan, Trung Tri	☑	□	□	□	□
21	□	□	US 6803291 B1	20041012	10	Method to preserve alignment mark optical integrity	438/401	257/797		Fu; Shih-Chi et al.	☑	□	□	□	□
22	□	□	US 6756631 B2	20040629	18	Stacked-gate cell structure and its NAND-type flash mem	257/316	257/317;		Wu; Ching-Yuan	☑	□	□	□	□
23	□	□	US 6743695 B2	20040601	17	Shallow trench isolation method and method for manu	438/439	257/374;		Lee; Seong-Soo et al.	☑	□	□	□	□
24	□	□	US 6720611 B2	20040413	12	Fabrication method for flash memory	257/315	257/316;		Jang; Wen-Yueh	☑	□	□	□	□
25	□	□	US 6689658 B2	20040210	24	Methods of fabricating a stack-gate flash memory array	438/257	257/315;		Wu; Ching-Yuan	☑	□	□	□	□
26	□	□	US 6686243 B2	20040203	12	Fabrication method for flash memory	438/259	257/316;		Jang; Wen-Yueh	☑	□	□	□	□
27	□	□	US 6677224 B2	20040113	7	Method of forming stacked gate for flash memories	438/593	257/E21.546;		Tseng; Horng-Huei	☑	□	□	□	□
28	□	□	US 6627942 B2	20030930	6	Self-aligned floating gate poly for a flash EPROM cell	257/315	257/314;		Wang, Chih Hsin	☑	□	□	□	□
29	□	□	US 6605506 B2	20030812	19	Method of fabricating a scalable stacked-gate flash me	438/257	257/E21.689;		Wu; Ching-Yuan	☑	□	□	□	□
30	□	□	US 6548374 B2	20030415	16	Method for self-aligned shallow trench isolation and	438/424	257/E21.546;		Chung; Byung-Hong	☑	□	□	□	□
31	□	□	US 6538277 B2	20030325	14	Split-gate flash cell	257/317	257/315;		Sung; Hung-Cheng et al.	☑	□	□	□	□
32	□	□	US 6495853 B1	20021217	11	Self-aligned gate semiconductor	257/30	257/314;		Holbrook; Allison et al.	☑	□	□	□	□
33	☑	□	US 6479859 B2	20021112	13	Split gate flash memory with multiple self-alignments	257/315	257/314;		Hsieh, Chia-Ta et al.	□	□	□	□	□

